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We investigate the time and space complexity of detecting and preventing ABAs in
shared memory algorithms for systems with n processes and bounded base objects. To
that end, we define ABA-detecting registers, which are similar to normal read/write
registers, except that they allow a process q to detect with a read operation, whether
some process wrote the register since q’s last read. ABA-detecting registers can be
implemented trivially from a single unbounded register, but we show that they have
a high complexity if base objects are bounded: An obstruction-free implementation of
an ABA-detecting single bit register cannot be implemented from fewer than n − 1
bounded registers. Moreover, bounded CAS objects (or more generally, conditional
read-modify-write primitives) offer little help to implement ABA-detecting single bit
registers: We prove a linear time-space tradeoff for such implementations. We show
that the same time-space tradeoff holds for implementations of single bit LL/SC prim-
itives from bounded writable CAS objects. This proves that the implementations of
LL/SC/VL by Anderson and Moir [2] as well as Jayanti and Petrovic [15] are optimal.
We complement our lower bounds with tight upper bounds: We give an implemen-
tation of ABA-detecting registers from n + 1 bounded registers, which has step com-
plexity O(1). We also show that (bounded) LL/SC/VL can be implemented from a
single bounded CAS object and with O(n) step complexity. Both upper bounds are
asymptotically optimal with respect to their time-space product.
These results give formal evidence that the ABA problem is inherently difficult, that
even writable CAS objects do not provide significant benefits over registers for dealing
with the ABA problem itself, and that there is no hope of finding a more efficient
implementation of LL/SC/VL from bounded CAS objects and registers than the ones
from [2,15].
∗This research was undertaken, in part, thanks to funding from the Canada Research Chairs program and from the
Discovery Grants program of the Natural Sciences and Engineering Research Council of Canada (NSERC).
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1. Introduction
Since the beginning of shared memory computing, programmers and researchers have had to deal
with the ABA problem: Even though a process retrieves the same value twice in a row from a
shared memory object, it is still possible that the value of the object has changed multiple times.
Especially algorithms using the standard Compare-and-Swap (CAS) primitive seem to be suscep-
tible. A CAS object provides two operations: Read() returns the value of the object, and CAS(x,y)
changes the value of the object to y provided that its value v prior to the operation equals x, and
it returns v. (According to some specifications a CAS(x,y) returns a Boolean, which is True if and
only if the CAS() succeeded, i.e., it wrote y.) Often, CAS() objects are used in the following way:
First, a process p reads the value x stored in the CAS object, then it performs some computation,
and finally it tries to propagate the result of the computation by performing a CAS(x,y). The idea
is that if another process has already updated the data structure, p’s CAS() should fail, and so
inconsistencies are avoided. However, if multiple successful CAS() operations have occurred and
the value of the object has changed back to x, p’s CAS() might still succeed, possibly yielding
inconsistencies.
ABAs are also a problem for algorithms using other strong primitives, or even only registers. For
example, in mutual exclusion algorithms often processes busy-wait for certain events to happen, by
repeatedly reading the same register. In systems with caches, the cost of waiting is small, because
as long as no process changes the register value, all reads are cache hits. The event is signaled by
other processes through a change in the register value. But it may also be desirable to eventually
reset the register to its state, before the event was signaled, in order to be able to reuse it. But
this may result in the ABA problem, and as a consequence waiting processes may miss events.
Therefore, algorithm designers have to devise more complicated code in order to avoid unnoticed
cache misses, or even lack of progress.
Many shared memory algorithms and data structures have to deal with the ABA problem. Often
this is done in an ad-hoc, application specific way [31], or solutions are based on tagging [10, 19,
23–25,27–29] (see below). Other papers combine tagging and memory management techniques, or
suggest both as alternatives [10,18].
Tagging, introduced by IBM [14], requires augmenting an object with a tag (which is sometimes
called sequence number) that gets changed with every write operation. This technique avoids the
ABA problem only, if tags never repeat. Therefore, theoretically, an infinite number of tags and
thus base objects of unbounded size are required. One may argue that, in practice, for reasonably
large base objects, a system will never run out of tags. However, this is unrealistic in cases where the
tag has to be stored together with other information in the same object. In some cases, it is possible
to store the tag in a separate object (e.g., [15]), but this requires technically difficult algorithms and
tedious correctness proofs. Some architectures like the IBM System/370 [14] introduced a double-
width CAS primitive, which allows one of two (32-bit) words to be used for storing tags. While using
bounded tags does not completely avoid the ABA problem (because tag values may wrap around),
it has been argued [24, 25, 28, 29] that an erroneous algorithm execution due to an unexpected
ABA becomes very unlikely. From a theoretical perspective this is unsatisfactory. Moreover, for
practical applications, it is often necessary to use the entire object space (today usually comprising
64 bits) for data, so the tagging technique requires double-width atomic instructions. Those are
not supported by most mainstream architectures [20].
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ABAs cause problems in algorithms that use some form of memory management, where a pointer
to some memory space may change its value in an ABA fashion. In this context, memory recla-
mation techniques based on reference counting [32], Hazard pointers [20, 21], the repeat-offender
problem technique [12], or the memory reclamation technique introduced in [1] deal with the ABA
problem. But those techniques are application specific.
A more methodological approach has been followed by research that showed how a load-linked
store-conditional (LL/SC) object can be implemented from CAS objects and registers. Such an
object provides two operations, LL() and SC(), where LL() returns the current value of the object.
SC(x) may either fail and not change anything, or succeed and write the value x to the object.
Specifically, an SC(x) operation by process p succeeds if and only if no other SC() operation
succeeded since p’s last LL(). A Boolean return value of an SC() operation indicates its success
(True) or failure (False). An extended specification also allows for a VL() (verify-link) operation,
which does not change the state of the object, but it returns False if a successful SC() has been
performed since the calling process’ last LL(), and True otherwise. LL/SC (or LL/SC/VL) objects
can in almost all cases replace CAS objects in algorithms, and are an effective way of avoiding
the ABA problem. Unfortunately, existing multiprocessor systems only provide weak versions of
LL/SC that restrict programmers severely in how they can use the objects [26], and hence they
“offer little or no help with preventing the ABA problem” [22].
For that reason, a line of research has been dedicated to finding time and space efficient LL/SC
implementations from CAS objects and registers [2,5,15,16,20,22,26]. While many of those solutions
are wait-free and often even guarantee constant time execution of each LL() and SC() operation,
they still have drawbacks: Existing implementations either require unbounded tags (e.g., [26]) and
thus use unbounded CAS objects or registers, or they need at least linear space. Jayanti and
Petrovic [15] and Anderson and Moir [2] presented the most space efficient implementations of an
LL/SC object from bounded CAS and registers, which achieve constant step-complexity: they use
only one CAS object but require Θ(n) registers. This raises the question, whether time efficient
implementations of LL/SC from a smaller number of bounded CAS objects and registers may exist.
More generally, in order to understand the power and limits of shared memory primitives, it seems
important to learn how much time and space is required to avoid or detect ABAs, and not to
restrict this question to the implementation of LL/SC objects from CAS objects and registers.
CAS and LL/SC objects have a consensus number of infinity [11], while registers have a consensus
number of one. Therefore, it is impossible to implement wait-free LL/SC from registers or other
objects with a bounded consensus number. Time and space lower bounds for implementations of
LL/SC objects may not necessarily imply that it is the ABA problem that is hard to solve, but
such lower bounds may follow inherently from other properties of the LL/SC specification.
Results. To investigate the complexity of detecting or preventing ABAs, we define a natural
object, the ABA-detecting register. It supports two operations, DRead() and DWrite(). Operation
DWrite(x) writes value x to the register, and returns nothing. Operation DRead() by process p
returns, in addition to the value of the register, a Boolean flag, which is True if and only if some
process executed a DWrite() since p’s last DRead() operation. We distinguish between single-
writer ABA-detecting registers, where only one dedicated process is allowed to call DWrite(), and
multi-writer ones that don’t have this restriction.
A wait-free ABA-detecting register can be implemented from registers, and thus has consensus
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number 1. (Therefore, they are weaker with respect to wait-freedom than CAS or LL/SC.) Using a
single unbounded register with an unbounded tag that gets changed whenever some process writes
to it, it is trivial to obtain an ABA-detecting register with constant time complexity. But if base
objects have only bounded size, the situation is completely different: For implementations of ABA-
detecting registers in a system with n processes and bounded registers, we obtain a linear (in n)
space lower bound, even if the implementation satisfies only nondeterministic solo-termination (the
non-deterministic variant of obstruction-freedom), which is a progress condition strictly weaker than
wait-freedom. The availability of CAS seems to be of little help: For wait-free implementations from
CAS objects and registers we obtain a time-space tradeoff that is linear in n. The same asymptotic
time-space tradeoff is obtained if the base objects support arbitrary conditional read-modify-write
operations [7]. Each conditional operation can be simulated by a single operation on a writable
CAS objects, i.e., an object that supports a Write() operation in addition to Read() and CAS().
For that reason we state the lower bound for implementations from conditional read-modify-write
operations in terms of writable CAS base objects.
Theorem 1. Any linearizable implementation of a single-writer 1-bit ABA-detecting register from
m bounded base objects satisfies:
(a) m ≥ n − 1 if the base objects are bounded registers, and the implementation satisfies nonde-
terministic solo-termination;
(b) m ≥ (n − 1)/t, if the the base objects are bounded CAS objects and registers, and the imple-
mentation is deterministic and wait-free with worst-case step-complexity at most t; and
(c) m ≥ (n− 1)/(2t), if the base objects are bounded writeable CAS objects, and the implementa-
tion is deterministic and wait-free with worst-case step-complexity at most t.
The requirement that base objects are bounded is necessary for this lower bound, because, as
mentioned earlier, an ABA-detecting register can be trivially obtained by augmenting a normal
register with an unbounded tag.
There is a simple implementation of a (bounded) ABA-detecting registers with constant step-
complexity from a single (bounded) LL/SC/VL object of the same size: Each process uses a local
variable old. To DWrite(x), the process executes a LL() operation followed by a SC(x). To
DRead(), the process first executes a VL(). If VL() returns True, the process returns (old, False);
otherwise, it reads the value of the LL/SC/VL object into old (by executing LL()), and then returns
(old, True). It is not hard to see that this implementation is linearizable. (See Appendix A for
the algorithm and proof of correctness.) Thus, by reduction we obtain the same lower bound as
the one stated in Theorem 1 for implementations of single bit LL/SC/VL. Unfortunately, for that
reduction the VL() operation is needed, and at least we do not know how to obtain a similarly
efficient ABA-detecting register from an LL/SC object that does not support VL(). However, the
proofs of Theorem 1 can be easily modified to accommodate LL/SC objects:
Corollary 1. Any linearizable implementation of a single bit LL/SC object from m bounded base
objects satisfies
(a) m ≥ (n − 1)/t, if the the base objects are bounded CAS objects and registers, and the imple-
mentation is deterministic and wait-free with worst-case step-complexity at most t; and
(b) m ≥ (n− 1)/(2t), if the base objects are bounded writeable CAS objects, and the implementa-
tion is deterministic and wait-free with worst-case step-complexity at most t.
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A linear space lower bound (corresponding to Part (a) of Theorem 1) for nondeterministic solo-
terminating implementations of LL/SC from (even unbounded) registers follows from the fact that
LL/SC objects are perturbable [17].
As in Theorem 1, the assumption that base objects are bounded is necessary, because there is
an implementation of an LL/SC/VL object from a single unbounded CAS object with constant
step complexity by Moir [26]. Our time-space tradeoff is asymptotically tight for implementations
with constant step-complexity, as it matches known upper bounds [2, 15]. We show that it also
asymptotically tight for implementations using a single CAS object:
Theorem 2. A single bounded CAS object suffices to implement a bounded LL/SC/VL object or
a bounded multi-writer ABA-detecting register with O(n) step-complexity.
These results raise the question, whether bounded CAS objects are helpful for ABA detection.
We determine that for this problem bounded CAS objects do not provide additional benefits over
bounded registers:
Theorem 3. There is a linearizable wait-free implementation of a multi-writer b-bit ABA-detecting
register from n+ 1 (b+ 2logn+O(1))-bit registers with constant step complexity.
Not only do our lower bounds show that Anderson’s and Moir’s [2] as well as Jayanti’s and
Petrovic’s [15] implementations of LL/SC from CAS objects and registers are optimal with respect
to their time- and space-product, but they also clearly indicate that ABA detection is inherently
difficult, even if bounded conditional read-modify-write primitives such as (writable) CAS objects
are available. Therefore, other primitives that provide a solution to the ABA problem would most
likely be as difficult to obtain as LL/SC. Our upper bounds demonstrate that bounded CAS objects
(and in fact any conditional read-modify-write operations) are not more helpful than bounded
registers with respect to ABA detection. On the other hand, ABA detection is difficult only if base
objects are bounded, but for our lower bounds it does not matter how large that bound on the size
of the base object is, as long as it is finite.
Other Related Work. Our lower bounds use covering arguments. Covering arguments were first
used by Burns and Lynch [4] to prove a space lower bound for mutual exclusion, and essentially
all space lower bounds are based on this technique. Examples are space lower bounds for one-
time test-and-set objects [30], consensus [8], timestamps [6,9], and the general class of perturbable
objects [17] (which includes LL/SC among others). These lower bounds have in common that they
do not apply if CAS objects are available as base objects. (They allow for registers, swap objects,
and, in case of [17], resettable consensus.) An overview of covering arguments can be found in
Attiya’s and Ellen’s recent textbook [3].
In our time-space tradeoffs we construct executions, where a sequence of operations by a process
p is interleaved with successful CAS() and Write() operations of other processes, so that p’s steps
remain “hidden”. Such a technique has been also used by Fich, Hendler, and Shavit [7] to prove
linear space lower bounds for wait-free implementations of visible objects implemented from con-
ditional read-modify-write (i.e., writable CAS) objects. Visible objects include counters, queues,
stacks, or snapshots. Neither ABA-detecting registers nor LL/SC objects are visible, because they
can be implemented from a single unbounded CAS object. In fact, we are not aware of any other
non-trivial lower bounds that, like ours, separate bounded from unbounded base objects.
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Preliminaries. We consider a system with n processes with unique IDs in P = {0, . . . , n− 1}.
Processes communicate through shared memory operations, called steps, that are executed on
atomic base objects provided by the system. Each process executes a possibly nondeterministic
program. If processes are deterministic, a schedule is a sequence of process IDs, that determines
the order in which processes execute their steps. If processes are nondeterministic, a schedule is a
sequence of process IDs together with coin-flips, and it describes the order in which processes take
steps together with the nondeterministic decisions they make. The sequence of shared memory
steps taken by processes is called execution. A history on some implemented object is the sequence
of method call invocations and responses that occur in an execution on that object. A configuration
describes the state of the system, i.e., of all processes and all base objects.
Our implementations are deterministic and wait-free, which means that every method call termi-
nates within a finite number of the calling process’ steps, in any execution. The step-complexity of
a deterministic wait-free method is the maximum number of steps a process needs to terminate the
method call in any execution. Our lower bounds hold for implementations that satisfy a progress
condition which is strictly weaker than wait-freedom: A nondeterministic method m satisfies non-
deterministic solo-termination, if for every process p and every configuration C in which a call
of method m by p is pending, there is a p-only execution that starts in C and during which p
finishes method m. For deterministic algorithms, nondeterministic solo-termination is the same
as obstruction-freedom. Our algorithms are linearizable [13], but our lower bounds work for much
weaker correctness conditions.
2. Lower Bounds
For a configuration C and a schedule σ, let Exec(C, σ) denote the execution arising from processes
taking steps, starting in configuration C, in the order defined by σ, and using the nondeterministic
decisions defined by σ, if the algorithm is nondeterministic. Let Conf(C, σ) denote the configuration
resulting from execution Exec(C, σ) started in C. For two configurations C and D and a schedule
α, we write C
α
 D to indicate that Conf(C,α) = D. Let Cinit denote the initial configuration.
If there exists a schedule α such that C
α
 D, then we say D is reachable from C, and if D is
reachable from Cinit, we simply say D is reachable.
An execution E or a schedule α is P -only for a set P ⊆ {0, . . . , n− 1} of processes, if only
processes in P take steps during E respectively α. If P = {p} is the set of a single process, then
we sometimes write p-only instead of {p}-only.
For an execution E, let ≺E denote the happens-before order on operations in E, i.e., if operation
op responds in E before op′ gets invoked, then and only then op ≺E op
′ (op happens before op′).
We write simply ≺ instead of ≺E, if is clear from the context which execution E the relation refers
to. For a schedule α, an execution E and a process p, E|p and α|p denote the sub-sequences of
steps by p in E and in α, respectively.
Two configurations C and D are indistinguishable to process p, if every register has the same
value in C as in D, and p is in the same state in both configurations. We write C ∼pD to denote
that C and D are indistinguishable to p. We write C∼S D for a set S of processes to denote that
C ∼pD for every process p ∈ S. We say process p is idle in configuration C, if it has no pending
method call, and if all processes are idle, then the configuration is quiescent. A process completes
a method call in an execution E, if that method terminates in E.
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For our lower bounds, we do not require that the implementation of the ABA-detecting registers is
linearizable. Instead, we consider methods WeakRead() and WeakWrite() that take no arguments,
and where WeakRead() returns a Boolean value, and WeakWrite() returns nothing. A correct
concurrent implementation of these methods must guarantee for every execution, that a WeakRead()
operation r by process p returns True if and only if there exists a WeakWrite() operation w such
that w happens before r and every other WeakRead() operation by p happens before w.
Linearizability of an ABA-detecting register R guarantees that the operations R.DRead() (in
place of WeakRead()) and R.DWrite() (in place of WeakWrite()) satisfy the correctness properties
above. Therefore, every lower bound on the time and/or space complexity for correct implementa-
tions of those methods implies the same lower bound for linearizable ABA-detecting registers.
Let p be some process and C a configuration. We say C is p-clean, if there exists a schedule α,
Cinit
α
 C, such that Exec(Cinit, α) contains a complete WeakRead() operation r
∗ by p, and every
WeakWrite() happens before r∗. Configuration C is p-dirty, if there exists a schedule α, Cinit
α
 C,
and Exec(Cinit, α) contains a complete WeakWrite() operation w
∗ such that no WeakRead() by p is
pending at any point after w∗ has been invoked. Note that some configurations are neither p-dirty
nor p-clean.
Throughout this section we assume that each process executes an infinite program, in which it
repeatedly calls WeakRead() and WeakWrite() methods. More specifically, process 0 repeatedly
executes WeakWrite(), while every process in {1, . . . , n− 1} repeatedly calls WeakRead().
Then in a p-only execution starting from a configuration C, the first WeakRead() operation by
p returns False if C is p-clean and True if C is p-dirty. Therefore, each process must be able to
distinguish p-clean configurations from p-dirty ones. The full proof of the following observation can
be found in Appendix B.1.
Observation 1. Suppose the WeakRead() method satisfies nondeterministic solo-termination. For
any process p ∈ {1, . . . , n− 1} and any two reachable configurations C1, C2, if C1 is p-clean and C2
is p-dirty, then C1 6∼pC2.
2.1. A Space Lower Bound for Implementations from Bounded Registers
Let R be a set of k registers and P a set of processes. We say the processes in P cover R in
configuration C, if for each register R ∈ R there is a process in P that is poised to write to R. A
block-write to R is an execution in which k processes participate, and each of them takes exactly
one step in which it writes to a distinct register in R. (The only block-write to ∅ is the empty
execution.)
In the following we assume an implementation of methods WeakRead() and WeakWrite() from
m bounded registers. The register configuration of a configuration C is an m-tuple, reg(C) =
(v1, . . . , vm), where vi is the value of the i-th register.
Lemma 1. Suppose methods WeakRead() and WeakWrite() satisfy nondeterministic solo-
termination. For any quiescent configuration Q and any set Pk = {p1, . . . , pk} ⊆ P \ {0}, where
k ∈ {0, . . . , n− 1}, there exists a (Pk ∪ {0})-only schedule α such that in Conf(Q,α) process 0 is
idle and k distinct registers are covered by p1, . . . , pk.
Lemma 1 immediately implies Theorem 1 (a).
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Figure 1: Proof of Lemma 1. Let P 0k denote the set Pk ∪ {0}. Double circles denote quiescent
configurations.
Proof of Lemma 1. The proof is by induction on k. If k = 0, we let α be the empty schedule, and
the lemma is immediate because Conf(Q,α) = Q is a quiescent configuration (so 0 is idle).
Now suppose we have proved the inductive hypothesis for some integer k < n − 1. Let β =
(p1, . . . , pk) be the schedule in which each of p1, . . . , pk takes exactly one step. Let Q0 = Q. By
the inductive hypothesis there is a schedule α1 such that in C1 := Conf(Q0, α1) a set R1 of exactly
k registers is covered, and process 0 is idle. Hence, Exec(C1, β) is a block-write to R1 yielding a
configuration D1 = Conf(C1, β). We let γ1 be the schedule such that in Exec(D1, γ1) first each
process in {p1, . . . , pk} takes enough unobstructed steps to finish its WeakRead() method call, and
after that process 0 takes enough unobstructed steps to complete exactly one WeakWrite()method.
Then Q1 = Conf(D1, γ1) is quiescent, and during Exec(D1, γ1) exactly one complete WeakWrite()
gets executed. Repeating this construction (using the inductive hypothesis repeatedly) we obtain a
schedule α1βγ1α2βγ2α3 . . . and configurations Q0, C1,D1, Q1, C2,D2, Q2, . . . and sets of k registers
R1,R2, . . . , such that for any i ≥ 1:
• Qi−1
αi
 Ci
β
 Di
γi
 Qi;
• Qi is quiescent;
• during Exec(Di, γi) process 0 executes a complete WeakWrite() operation; and
• in Ci process 0 is idle and Ri is covered by Pk (and thus Exec(Ci, β) is a block-write to Ri).
Since the number of registers is finite, and all registers are bounded, there exist indices 1 ≤ i < j
such that reg(Di) = reg(Dj). Let σ = γiαi+1βγi+1αi+2 . . . αjβ, i.e.,
Ci
β
 Di
σ
 Dj . (1)
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This situation is depicted in Figure 1. Now let λ′ be a pk+1-only schedule such that in Exec(Ci, λ
′)
process pk+1 completes exactly one WeakRead() method call. By the nondeterministic solo-
termination property, such a schedule λ′ exists. Let λ be the prefix of λ′, such that Exec(Ci, λ)
ends when pk+1 is poised to write to a register R 6∈ Ri for the first time, or λ = λ
′ if pk+1 finishes
its WeakRead() method call without writing to a register outside of Ri.
First assume λ 6= λ′, i.e., in Exec(Ci, λ) process pk+1 does not finish its WeakRead() method call,
but instead the execution ends when pk+1 covers a register R 6∈ Ri. Since in Ci process 0 is idle and
Ri is covered by Pk, and since λ is pk+1-only, in configuration Conf(Ci, λ) = Conf(Q,α1βγ1 . . . αiλ)
processes p1, . . . , pk+1 cover k + 1 registers, and process 0 is still idle. This completes the proof of
the inductive step for α = α1βγ1 . . . αiλ.
Now we consider the case λ = λ′, i.e., during Exec(Ci, λ) process pk+1 finishes its WeakRead()
method call without writing to a register outside of Ri. To complete the proof of the lemma, it
suffices to show that this case cannot occur. (This case is depicted in Figure 1.)
Since in Ci the processes in Pk coverRi, and pk+1 only writes to registers inRi during Exec(Ci, λ),
it follows that Exec(Ci, λβ) ends with a block-write by Pk in which all writes by pk+1 get obliterated.
In particular, for D′i := Conf(Ci, λβ) we have
D′i ∼
P\{pk+1}
Di (2)
Hence, since schedule σ is (Pk ∪ {0})-only, i.e., pk+1 does not participate, we obtain Exec(D
′
i, σ) =
Exec(Di, σ), and in particular using Eq. (1)
Ci
λβ
 D′i
σ
 D′j , where Dj ∼
P\{pk+1}
D′j . (3)
Now recall that we chose i and j in such a way that reg(Di) = reg(Dj). Thus, from Eq. (2)
and (3) we get reg(D′i) = reg(Di) = reg(Dj) = reg(D
′
j). Because D
′
i
σ
 D′j (Eq. (3)), and since by
construction only processes {0, p1, . . . , pk} appear in σ, pk+1 is in D
′
i in exactly the same state as
in D′j . Hence,
D′i ∼
pk+1
D′j. (4)
Now recall that Ci
λβ
 D′i, and in the corresponding execution process pk+1 executes a complete
WeakRead() method, while process 0 takes no steps, and pk+1 is idle in D
′
i. Hence, D
′
i is pk+1-
clean. On the other hand, Exec(D′i, σ) = Exec(Di, σ) starts with a complete WeakWrite() operation
(during the prefix Exec(D′i, γi)) by process 0, while process pk+1 takes no steps, and thus remains
idle. It follows that the configuration resulting from that execution, D′j , is pk+1-dirty. Summarizing,
we have two reachable configurations, D′i and D
′
j , where one of them is pk+1-clean and the other
one is pk+1-dirty, and both are indistinguishable to pk+1, according to Eq. (4). This contradicts
Observation 1.
2.2. A Time-Space Tradeoff for Implementations from CAS Objects
We now consider deterministic wait-free implementations of WeakRead() and WeakWrite() from m
writable bounded CAS objects. We assume without loss of generality that every CAS(x,y) operation
satisfies x 6= y. (A CAS(x,x) operation can be replaced by a Read()).
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For any configuration C and any shared CAS object R let CCov(C,R) and WCov(C,R) denote
the sets of processes that are poised in C to execute a CAS() respectively Write() operation on
R. Let P be a set of processes and C a configuration. A schedule β is called P -successful for C,
if it contains every process in P exactly once, and every step of Exec(C, β) is either a Write() or
a successful CAS(). If a configuration C has a P -successful schedule β, then we also say execution
Exec(C, β) is P -successful.
As before, we assume that all processes run an infinite loop, where process 0 repeatedly calls
WeakWrite() while all other processes repeatedly call WeakRead().
Lemma 2. Let P ( P \ {0}, q ∈ P \ P , q 6= 0. Let C be a configuration, in which either q is
idle, or in no execution starting from C process q executes more than t shared memory steps before
finishing a pending WeakRead() call. If β is a P -successful schedule for C, then there is a schedule
σ such that
Conf(C, β) ∼
P\{q}
Conf(C, σ), (5)
and at least one of the following is the case:
(a) In Conf(C, σ) process q is idle;
(b) in Conf(C, σ) process q is poised to write to some object R and |WCov(C,R) ∩ P | < t; or
(c) in Conf(C, σ) process q is poised to execute a CAS(x,y) operation on some object R, where x
is the value of R in configuration Conf(C, σ), and |WCov(C,R)∩P |+ |CCov(C,R)∩P | < t.
Proof. We prove the lemma by induction on t. If t = 0, then q is idle in C. Hence, for σ = β we
obtain Eq. (5) and Case (a).
Let opq be the step q is poised to execute in C, and let V be the object affected by opq. Further,
let valC(V ) denote the value of V in configuration C.
Case 1: First, assume that opq is a Read() or a CAS() operation. Let z be the first process in P
that executes a step in Exec(C, β)|V , and let opz be that step. We construct a two-step schedule
λ that contains q and z, such that
C ′ := Conf(C, λ) ∼
P\{q}
Conf(C, z). (6)
First suppose opz is a CAS(a, b) operation and opq a CAS(x, y) operation that would succeed in
C (i.e., x = valC(V )). Then we define λ = (z, q). Since β is P -successful, the CAS(a, b) by z in
configuration C succeeds and changes the value of V from a to b. In this case, x = a, so in the
execution Exec(C, λ) the CAS(x, y) by q fails. Eq. (6) follows.
In all other cases (i.e., if opz is a Write() operation or opq is a Read() or a CAS() that fails in
C), then we let λ = (q, z). Then in Exec(C, λ) either operation opq does not change the value of
object V , or opz executes a Write() and overwrites any changes that may have resulted from opq.
It follows that Eq. (6) is true.
Now let β′ = β|(P \ {z}), and recall that C ′ = Conf(C, λ). Since β is P -successful and in
Exec(C, β) process z executes the first step on V , it follows that β′ is P -successful in C ′.
Hence, we can apply the inductive hypothesis for configuration C ′, process set P ′ = P \ {z}, and
schedule β′, to obtain a schedule σ′ that satisfies one of the Cases (a)-(c). Let σ = λ ◦ σ′. Then
by construction, Conf(C, σ) = Conf(C ′, σ′)∼P\{q,z}Conf(C
′, β′) = Conf(C, β). Because of Eq. (6),
process z can also not distinguish between Conf(C, σ) and Conf(C, β), so we obtain Eq. (5). If (a)
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of the inductive hypothesis applies for C ′ and σ′, then the same also applies for C and σ, because
Conf(C, σ) = Conf(C ′, σ′). Now suppose that Case (b) applies for C ′ and σ′. Let R be the object
on which process q is poised to execute a Write() in Conf(C ′, σ′) = Conf(C, σ). Starting from
configuration C ′, process q must finish its WeakRead() method within t′ = t − 1 steps. Hence,
|WCov(C ′, R) ∩P ′| ≤ t′. Since all processes other than z are poised to execute the same step in C
as in C ′, we have |WCov(C,R)∩P | ≤ |WCov(C ′, R)∩P ′|+1 ≤ t′+1 = t. Hence, Case (b) follows
for C, σ and P . With exactly the same argument, if Case (c) applies for C ′, σ′, and P ′, then it
also applies for C, σ, and P .
Case 2: We now assume that in C process q is poised to execute a Write() operation opq on
object V . If |WCov(C, V ) ∩ P | < t, we let σ = β. Then Eq. (5) and Case (b) (for R = V ) of the
lemma are trivially satisfied.
Hence, assume that |WCov(C, V )∩P | ≥ t. Then Exec(C, β) contains at least t writes to V . Let
z1, . . . , zℓ−1 be the processes accessing V in this order in Exec(C, β)|V before the first write to V
occurs, and let zℓ be the first process writing to V . Let Z = {z1, . . . , zℓ}, λ = (z1, . . . , zℓ−1, q, zℓ),
γ = β|Z = (z1, . . . , zℓ), β
′ = β|(P \ Z) and P ′ = P \ Z. Then in Exec(C, γ ◦ β′) all processes in P
execute exactly one step, as they do in Exec(C, β), and for each object U the steps executed on U
occur in the same order in both executions. Hence, processes cannot distinguish these executions
from each other, and in particular
Conf(C, γ ◦ β′) = Conf(C, β). (7)
In Exec(C, λ), first processes z1, . . . , zℓ−1 execute successful CAS operations on V , then q writes to
V , and finally, zℓ overwrites what q has written. It follows that
C ′ := Conf(C, λ) ∼
P\{q}
Conf(C, γ). (8)
Combining this with Eq. (7) we obtain that β′ is P ′-successful in C ′. Moreover, since q executed
one step in the execution leading from C to C ′, in any execution starting from C ′ it finishes its
WeakRead() method after at most t′ = t − 1 steps. Thus, we can apply the inductive hypothesis
to obtain a schedule σ′ such that Conf(C ′, β′)∼P\{q} Conf(C
′, σ′), and one of Cases (a)-(c) holds.
Let σ = λ ◦ σ′. Then Conf(C, σ) = Conf(C ′, σ′)∼P\{q} Conf(C
′, β′)∼P\{q}Conf(C, β), where the
last relation follows from Eq. (7) and (8). This proves Eq. (5).
If Case (a) of the inductive hypothesis holds for C ′ and σ′, then it is also true for C and σ because
Conf(C, σ) = Conf(C ′, σ′). Now suppose either Case (b) or (c) applies to C ′ and σ′. Let R be the
object process q is poised to access in Conf(C, σ) = Conf(C ′, σ′). If R 6= V , then by construction
we have |WCov(C,R) ∩ P | = |WCov(C ′, R) ∩ P ′| and |CCov(C,R) ∩ P | = |CCov(C ′, R) ∩ P ′|.
Hence, Case (b) or (c) for C ′, σ′, and P ′ immediately implies the same case for C, σ, an P . Finally,
suppose Case (b) or (c) occurs for R = V . By construction in Exec(C, λ) only one process among
all processes in WCov(C, V ) writes to V , namely process zℓ. Hence, in the configuration C
′ reached
by Exec(C, λ) all other processes in WCov(C, V ) are still poised to write to V . Thus, for R = V we
obtain |WCov(C ′, R) ∩ P ′| = |WCov(C,R) ∩ P | − 1 ≥ t− 1 = t′, so neither Case (b) nor Case (c)
can apply to C ′, σ′, and P ′—contradiction.
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′
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′
j
λ
P 0k -only
αi
P 0k -only
βi
Pk-successful
λ′
P 0k -only
αj
P 0k -only
σiPk+
1 -only;
O
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by
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m
a
2
λ′αj
P 0k -only;
contains a complete Write()
βi
Pk-successful
∼
P\{pk+1}
∼
P\{pk+1}
∼
pk+1
sig(Ci) = sig(Cj)
if pk+1 is idle, then D
′
i is pk+1-clean;
if pk+1 is idle,
then D′j is pk+1-dirty;
Figure 2: Proof of Lemma 3. Double circles denote quiescent configurations.
Lemma 3. Suppose WeakRead() and WeakWrite() have step complexity at most t. For any reach-
able quiescent configuration Q and any set Pk = {p1, . . . , pk} ⊆ P \ {0}, where k ∈ {0, . . . , n− 1},
there exists a (Pk ∪ {0})-only schedule α such that C := Conf(Q,α) satisfies all of the following:
(i) all processes in P \ Pk are idle in C;
(ii) there is a Pk-successful schedule for C; and
(iii) |WCov(C,R) ∩ Pk| ≤ t and |CCov(C,R) ∩ Pk| ≤ t for all objects R.
Proof. Throughout this proof let P 0k denote the set Pk ∪{0}. We prove the lemma by induction on
k. For k = 0, we let α be the empty schedule, so C = Conf(Q,α) = Q. Then C is quiescent and
(i) is true. Statements (ii)–(iii) follow immediately from Pk = ∅.
Now suppose the inductive hypothesis is true for some value of k ∈ {0, . . . , n− 2}. We let Q0 = Q
and Pk+1 = Pk∪{pk+1} for an arbitrary process pk+1 ∈ P \P
0
k . Then, for i = 1, 2, . . . we iteratively
construct executions αi, βi, γi and configurations Qi, Ci,Di, where Qi−1
αi
 Ci
βi
 Di
γi
 Qi, and
αi, βi, γi are determined as follows: αi is a P
0
k -only schedule that guarantees properties (i)-(iii)
from the inductive hypothesis for configuration Qi−1; βi is a Pk-successful schedule for Ci; and
γi is an arbitrary Pk-only schedule followed by a 0-only schedule such that Qi is quiescent, and
where Exec(Di, γi) contains exactly one complete WeakWrite() operation by process 0. By the
assumption that WeakRead() and WeakWrite() are wait-free, γi exists.
We define for each configuration Ci a signature, sig(Ci), which encodes for every process p the
exact shared memory operation p is poised to execute next (including its parameters), and for every
base object R its value.
Since there is only a finite number of bounded base objects in the system, there is a finite number
of signatures, and thus there exist 1 ≤ i < j such that Ci and Cj have the same signature. We
let λ = α1β1γ1α2 . . . αi−1βi−1γi−1, and λ
′ = γiαi+1βi+1γi+1αi+1 . . . αj−1βj−1γj−1. From the
construction above we have Q
λ
 Qi−1
αi
 Ci
βi
 Di
λ′
 Qj−1
αj
 Cj, where Qi−1 and Qj−1 are
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quiescent, Ci satisfies (i)-(iii) from the inductive hypothesis, and sig(Ci) = sig(Cj). This situation,
as well as the following construction is depicted in Figure 2.
Now we apply Lemma 2 to configuration Ci. For the purpose of applying this lemma, we may
assume that in Ci process pk+1 has just invoked a WeakRead() operation but not yet executed its
first shared memory step during that operation. Hence, in all executions starting from Ci, pk+1 will
finish that pending WeakRead() operation in at most t steps. Then Lemma 2 yields a Pk+1-only
schedule σi such that for D
′
i = Conf(Ci, σi)
Di ∼
P\{pk+1}
D′i, (9)
and one of the Cases (a)-(c) of Lemma 2 hold. Let C ′j = Conf(D
′
i, λ
′αj), and D
′
j = Conf(C
′
j, βi).
(The use of βi instead of βj is intentional.) Then Qi−1
αi
 Ci
σi
 D′i
λ′αj
 C ′j
βi
 D′j . Since λ
′αj does
not contain pk+1, which is the only process that, according to Eq. (9), may be able to distinguish
Di from D
′
i, we obtain
C ′j ∼
P\{pk+1}
Cj . (10)
Configurations Ci and Cj have the same signature. Therefore, every process is poised to execute
the same step in Ci as in Cj, and all objects have the same values in both configurations. This,
together with the fact that βi is Pk-only and every process appears at most once in βi implies
Exec(Ci, βi) = Exec(Cj , βi)
(10)
= Exec(C ′j , βi). (11)
Hence, all objects have the same value in Di = Conf(Ci, βi) as in D
′
j = Conf(C
′
j, βi), and thus
from Eq. (9), all objects have the same value in D′i as in D
′
j . Since pk+1 does not appear in λ
′αjβi,
and thus takes no step in the execution leading from D′i to D
′
j , we conclude
D′i ∼
pk+1
D′j. (12)
Now recall that σi is the schedule σ guaranteed by Lemma 2 (applied with C = Ci and q = pk+1),
and the claim guarantees one of three Cases (a)-(c). First, assume Case (a) occurs, i.e., pk+1
completes a WeakRead() method call in Exec(Ci, σi) (recall that in Ci it had just invoked that
method call) and is idle in D′i = Conf(Ci, σi). Since process 0 takes no steps in Exec(Ci, σi) it
follows that D′i is pk+1-clean. On the other hand, Exec(D
′
i, λ
′αjβi) contains no steps by pk+1, but
instead a complete WeakWrite() by process 0. Hence, D′j = Conf(D
′
i, λ
′αjβj), is pk+1-dirty. But
this contradicts Observation 1, because according to Eq. (12) process pk+1 cannot distinguish D
′
i
from D′j . Hence, we know that Case (a) from Lemma 2 cannot apply.
Now, suppose that instead Case (b) or (c) applies. We show that statments (i)–(iii) of the lemma
are true for α = λαiσiλ
′αj and C = Conf(Q,α) = C
′
j . By the inductive hypothesis (i), in Cj all
processes in P \Pk are idle, so from Eq. (10) it follows that in C
′
j all processes in P \Pk+1 are idle.
This proves (i).
According to Cases (b) and (c) of Lemma 2, in configuration D′i (and thus also in C
′
j and D
′
j)
process pk+1 is poised to execute an operation op that is either a Write() or a CAS(x,y) on some
object R∗. Moroever, in case that op is a CAS(x,y), in configuration D′i object R
∗ has value x.
Then Eq. (12) implies that the value of R∗ is also x in configuration D′j, and in partiular, if pk+1
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executes CAS(x,y) in that configuration, that CAS() succeeds. We conclude that in the execution
Exec(C ′j , βi ◦ pk+1) process pk+1 takes exactly one step, which is either a Write() or a successful
CAS(x,y). By construction, Exec(Ci, βi) is Pk-successful, and so Eq. (11) implies that Exec(C
′
j , βi)
is also Pk-successful. It follows that Exec(C
′
j, βi ◦ pk+1) is Pk+1-successful, which proves statement
(ii).
Finally, since in C ′j process pk+1 is poised to execute operation op on R
∗, and all other
processes are poised to execute exactly the same step as in Ci, we have: In case op is a
Write(), WCov(C ′j , R
∗) = WCov(Ci, R
∗) ∪ {pk+1}, and in case op is a CAS(), CCov(C
′
j, R
∗) =
CCov(Ci, R
∗) ∪ {pk+1}. All other sets WCov(·, ·) and CCov(·, ·) are the same for Ci as for C
′
j .
Therefore, Cases (b) and (c) of Lemma 2 together with the inductive hypothesis (iii) immediately
imply |WCov(C ′j , R) ∩ Pk+1| ≤ t and |CCov(C
′
j, R) ∩ Pk+1| ≤ t for all objects R. This proves (iii)
and completes the inductive step.
Parts (b) and (c) of Theorem 1 follow immediately from this lemma. (See Appendix B.2 for
additional details.) Replacing each WeakWrite() with a LL()/SC() pair by process 0, and ac-
commodating the definition of p-clean and p-dirty configurations, we obtain Corollary 1. (See
Appendix B.3 for additional details.)
3. Upper Bounds
3.1. Constant-Time ABA-Detecting Registers from Registers
Figure 4 depicts an optimal linearizable implementation of an ABA-detecting register from n + 1
bounded registers with constant step-complexity. We use two more registers than needed according
to the lower bound in Theorem 1 (a).
The main idea of the algorithm is similar to one used in the multi-layered construction of
LL/SC/VL from CAS by Jayanti and Petrovic [15], which itself is a modified version of the imple-
mentation by Anderson and Moir [2].
Here, we briefly discuss the implementation. A complete correctness proof is provided in
Appendix C. We use a shared bounded register X that stores a triple (x, p, s), where x is the
value stored in the ABA-detecting register, p ∈ P is a process ID, and s ∈ {0, . . . , 2n + 1} is
a sequence number. We also use a shared announce array A[0 · · · n − 1], where only process q
can write to A[q]. Each array entry A[q] stores a pair (p, s), where p ∈ P is a process ID and
s ∈ {0, . . . , 2n + 1} is a sequence number. Register X is initialized to (⊥,⊥,⊥) and all entries of
A are initialized to (⊥,⊥).
In a DWrite(x) operation, the calling process p first determines a suitable sequence number,
s, using the helper method GetSeq(), and writes the pair (x, p, s) to X (lines 26–27). Method
GetSeq() ensures that the sequence number s it returns satisfies the following: If there is any
point at which X = (·, p, s) and A[q] = (p, s) for some process q, then p will not use sequence
number s again in any following DWrite() call, until A[q] 6= (p, s). To achieve that, in a sequence
of n consecutive GetSeq() calls process p scans through the entire announce array, reading one
array entry with each GetSeq() call. It then returns a sequence number that p has not used in its
preceding n DWrite() method calls, and which it has not found in any array entry of A[], when it
read that entry last.
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Method SCp(x)
1 if b then return False
2 for i← 1 to n do
3 (y, a)← X.Read()
4 if ⌊a/2p⌋ is odd then /* if p’s
bit is 1 */
5 return False
6 if X.CAS((y, a), (x, 2n − 1)) then
7 return True
8 return False
Method VLp()
9 (x, a)← X.Read()
10 if (⌊a/2p⌋ is even ∧ b = False) then
/* if p’s bit is 0 and b = False */
11 return True
12 else
13 return False
shared: CAS X
local: Boolean b
Method LLp()
14 (x, a)← X.Read()
15 if ⌊a/2p⌋ is even then /* if p’s bit is
0 */
16 b← False
17 return x
18 else
19 for i← 1 to n do
20 (x′, a′)← X.Read()
21 if X.CAS((x′, a′), (x′, a′ − 2p))
then /* try to reset p’s bit */
22 b← False
23 return x′
24 b← True
25 return x
Figure 3: An LL/SC/VL implementation from bounded CAS.
For its DRead() operation each process q uses a local variable, b, that indicates whether a
DWrite() operation linearized already during q’s previous DRead() operation after that opera-
tion’s linearization point. Our algorithms ensure that if b = True at the beginning of a DRead()
operation, then such a DWrite() has happened. In a DRead() operation, a process reads X twice
to obtain the triples (x, p, s) in line 38, and (x′, p′, s′) in line 41. Between those two reads q first
reads the old value of A[q] into (r, sr) (line 39), and then it announces the pair (p, s) by writing it
to A[q] (line 40). Now (r, sr) stores the “old” announcement from q’s preceding DRead() operation,
and A[q] stores the current one. In lines 42–45, q now decides the return value: If b = True or if
(p, s) 6= (r, sr), then q returns (x, True), and otherwise (x, False). Moreover, in preparation for
the next DRead(), if (x, p, s) = (x′, p′, s′), q sets b to False, and otherwise it sets it to True.
First suppose q reads two different triples from X in line 38 and line 41, i.e., (x, p, s) 6= (x′, p′, x′).
Then the DRead() operation will linearize with the first read of X (line 38). We now know that the
value of X has changed between the linearization point and the response of q’s DRead(). Hence, q
sets flag b to indicate that its next DRead() should return a pair (·, True). If (x, p, s) = (x′, p′, s′),
then, on the other hand, it is ensured that A[q] = (p, s) at the point when q read (x, p, s) from X
in line 41. As explained above, in this case the pair (p, s) will not be used again in any following
DWrite() operation, until q has replaced its announcement (p, s) with a new one. Hence, q resets
b because in the following DRead() operation, q will be able to detect any DWrite() that has
happened inbetween by comparing A[q] with the corresponding pair stored in X.
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shared
Register X = (⊥,⊥,⊥)
Register A[0 . . . n− 1] = ((⊥,⊥), . . . , (⊥,⊥))
Method DWritep(x)
26 s← GetSeq()
27 X.Write(x,p,s)
Method GetSeqp()
28 (r, sr)← A[c].Read()
29 if r = p then
30 na← (na \ {(c, i) | i ∈ N}) ∪ (c, sr)
31 else
32 na← na \ {(c, i) | i ∈ N}
33 c← (c+ 1) mod n
34 choose arbitrary
s ∈ {0, . . . , 2n + 1} \
(
{i | (j, i) ∈ na} ∪ usedQ
)
35 usedQ.enq(s)
36 usedQ.deq()
37 return s
local (to each process)
Boolean b = False
Queue usedQ[n+ 1] = (⊥, . . . ,⊥)
Set na = {}
int c = 0
Method DReadq()
38 (x, p, s)← X.Read()
39 (r, sr)← A[q].Read()
40 A[q].Write(p,s)
41 (x′, p′, s′)← X.Read()
42 if (p, s) = (r, sr) then
43 ret← (x, b)
44 else
45 ret← (x, True)
46 if (x, p, s) = (x′, p′, s′) then
47 b← False
48 else
49 b← True
50 return ret
Figure 4: An ABA-detecting register implemented from bounded registers.
3.2. LL/SC/VL from a Single Bounded CAS
We now briefly sketch our wait-free implementation of LL/SC/VL from a single bounded CAS
object. The implementation has O(n) step complexity, and thus, by Corollary 1, is optimal. The
pseudo-code is presented in Figure 3 and correctness proofs can be found in Appendix D.
In a CAS object X, we store a pair (x, a), where x represents the value of the implemented
LL/SC/VL object, and a is an n-bit string. The p-th bit of a is used to indicate whether an SC()
operation linearized since p’s last LL() (the bit is usually set in this case). As in the previous
algorithm, we use a local variable b for each process p. In an LL() call, a process p tries to reset
its bit (the p-th bit of the second component) of X. As we explain below, this may fail, but only
if an SC() sc linearizes during p’s attempts to reset that bit. If that happens, p sets the flag b and
its LL() linearizes before sc. Thus, in a subsequent SC() or VL(), p determines from the set flag b
that it does not have a valid link, and that SC() or VL() can fail, even though p’s bit in X is not
set.
More precisely, in a LL() method call, process p reads the pair (x, a) from X (line 14) and checks
whether its bit in a is set. If not, in lines 16–17 it simply resets b (because in subsequent SC() or
VL() calls p’s bit in X will indicate whether p has a valid link or not) and returns x. That LL()
operation linearizes with the Read() of X in line 14. Now suppose p’s bit in X is set. Then p
tries to reset that bit, using a CAS() operation on X. However, that CAS() may fail because of
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some other process’ successful CAS() during a LL() or SC() call. Therefore, p repeatedly reads X
followed by a CAS() to set its bit in the second component of X, until its CAS() operation succeeds,
or until it has failed n times (lines 20–21). If a CAS() succeeds, p resets b and returns the first
component of X that it read just before its last, successful CAS() attempt (lines 22–23); the LL()
linearizes with that CAS(), and since p’s bit in X is now reset, in the next DRead() operation p can
use its bit in X to determine whether an SC() linearized since the linearization point of the current
DRead(). If p’s CAS() fails n times, then X must have changed n times since p’s first Read() of
X. We argue that then at least one such change must be due to a CAS() operation during some
process’ SC(): Suppose not. Then X must have changed at least n times, and every time it must
have changed because of a CAS() executed in a LL() operation. But this is not possible, because
each time such a CAS() succeeds, one of the bits in the second part of X changes from 1 to 0, and
p’s bit does not change at all. We conclude that at least once, while p has been trying to reset its
bit in X, a successful CAS() on X must have occurred during an SC() operation. As we discuss
below, this means that a successful SC() linearized. Hence, in this case p can set its bit to True
(line 24), which guarantees that p’s next SC() or VL() will fail, and return in line 25 the value x
it read at the very beginning from X. The linearization point of that LL() is the Read() of X in
line 14.
In an SC(y) operation a process p first checks flag b, and if it is set, p immediately returns
False—this indicates that an SC() linearized during p’s last LL() but after the linearization point
of that LL(). If b is not set, then p reads X to determine whether its bit in X is set, and if yes, it
can also return False (lines 3–5), because this indicates that some other SC() has linearized since
p’s last LL(). If p’s bit in X is not set, then p tries to write (y, 2n − 1) into X using a CAS()
operation (line 6). If that CAS() succeeds, as a result the value of the LL/SC/VL object change to
y, and the bits of all processes are now set in X. Hence, p’s SC(y) linearizes with that successful
CAS(), and p returns True (line 7). If the CAS() fails, then p repeats up to n times, until either
it finds that its bit in X is set (and thus some other process’ SC() succeeded), or its own CAS()
succeeds. If p’s CAS() fails n times, then for the same reasons as explained earlier, we know that
some process’ SC() must have linearized during p’s ongoing SC(y) operation, and thus p can return
False (the unsuccessful SC() linearizes with its response).
Operation VL() is very simple: A process simply checks whether flag b or its bit in X is set, and
if yes, it returns False, otherwise it returns True.
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A. Implementation of ABA-Detecting Registers from LL/SC/VL
Theorem 4. There is an implementation of an ABA-Detecting register from a single LL/SC/VL
object, such that each DRead() and DWrite() operation takes only two shared memory steps.
Proof. It suffices to show that the implementation in Figure 5 is linearizable.
Consider a history H on the implemented ABA-Detecting register. We assume w.l.o.g. that all
operations in H complete.
We say a VL() operation succeeds, if it returns True. Note that we assumed w.l.o.g. (see the
description of Figure 5) that the first X.VL() call by a process q succeeds, even if q has not called
X.LL(), provided that no X.SC() call has been executed, either. Therefore, for the purpose of this
proof we may assume w.l.o.g. that the history H starts with n complete X.LL() operations, one by
each process. We say a process has a valid link on X, whenever no successful X.SC() has occurred
since p’s last X.LL() operation.
For each DWrite() and DRead() operation op by process p respectively q, we define a point in
time, ℓ(op), as follows. If op is a DWrite() by process p, and p’s SC() in line 52 is successful,
then ℓ(op) is the point when that successful SC() gets executed. If the SC() is unsuccessful, then
ℓ(op) is the point immediately before the first successful SC() that gets executed after p’s LL() in
line 51 (such an SC() must occur before p’s SC() in line 52, because that SC() by p fails). If op is
a DRead() by q, then ℓ(op) is the point of the last shared memory operation executed by q during
op (which is either X.VL() in line 53 or X.LL() in line 54).
We prove below that ℓ() maps each operation op to a linearization point of op; therefore, we
say that op linearizes at ℓ(op). Each point ℓ(op) occurs between the invocation and the response
of op. It suffices to show that the history obtained by ordering all operations in H by ℓ(op) is
valid. Note that every DWrite() operation linearizes either at or immediately before the point of
some successful SC(). Therefore, at any point the value of X is equal to the value of the DWrite()
operation that linearized last.
Now consider a DRead() operation op by process q. Initially, the value of old equals the value
of X, and q has a valid link on x. It follows from the structure of the DRead() operation that
the following invariant is maintained: At any point throughout H, q has a valid link on X if and
only if no successful X.SC() has been executed on X since q’s last X.LL() or its last successful
X.VL(), whichever came later. Since a DWrite() operation linearizes at some point t if and only
if a successful X.SC() operation is executed at point t, and a DRead() operation linearizes with
shared LL/SC Object X = ⊥
Method DWritep(x)
51 X.LL()
52 X.SC(x)
local old = ⊥
Method DReadq()
53 if X.VL() then return (old, False)
54 old := X.LL(); return (old, True)
Figure 5: Implementation of an ABA-detecting register from LL/SC/VL. For the ease of descrip-
tion but w.l.o.g. we assume that, even if q has not called X.LL(), an X.VL() call by
process q returns True as long as no successful X.SC() has been executed.
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its successful X.VL() or, in case of an unsuccessful X.VL(), with its X.LL(), we obtain: Process q
has a valid link on X if and only if no DWrite() has linearized since q’s last X.DRead() operation
linearized (or since the beginning of the history, if none of q’s DRead() operations have linearized,
yet).
Now suppose op linearizes with the X.VL() operation in line 53, i.e., that VL() operation is
successful. Then q returns (old, False). The second component, False, is correct because at ℓ(op)
process q has a valid link on X, i.e., no DWrite() operation has linearized since the linearization
point of q’s preceding DRead() operation (or since the beginning of the execution, if op is q’s first
DRead() operation). The first component, old, is also correct, because q has a valid link on X,
which means that the value of X cannot have changed since q’s last LL() in which it obtained the
value of old from X (or since the beginning of the execution, when X = old = ⊥).
Finally, suppose op linearizes with the X.LL() operation in line 54, i.e., the preceding X.VL()
operation in line 53 fails. Then op returns in line 54. Moreover, q has no valid link at the point
of that X.VL(), and thus also not immediately before ℓ(op). Hence, a DWrite() operation has
linearized since the linearization point of q’s preceding DRead() operation (or since the beginning
of the execution), and so the second component of the return value, True, is correct. The first
component of the return value is the value of X at ℓ(op), which is also correct.
B. Additional Details on the Lower Bound Proofs
B.1. Proof of Observation 1
Proof. For the purpose of a contradiction, suppose C1∼p C2. Let αi, i ∈ {1, 2}, be the schedules
such that Cinit
αi
 Ci, and
• in E1 := Exec(Cinit, α1) p executes at least one complete WeakRead(), and the last one, r
∗,
happens after any WeakWrite(); and
• in E2 := Exec(Cinit, α2) there is a complete WeakWrite() w
∗ (by process 0) that overlaps
with no WeakRead() by p, and p invokes no WeakRead() after w∗.
By the nondeterministic solo-termination property, there exists a p-only schedule λ, such that in
Exec(C2, λ) process p completes exactly one WeakRead() method call r. Then in E2 ◦ Exec(C2, λ)
the WeakWrite() w∗ happens before r and after any preceding WeakRead() by p. Therefore, by
the specification of WeakWrite() and WeakRead(), operation r returns True.
Since C1∼p C2, process p also completes its WeakRead() r with return value True during
Exec(C1, λ). But since C1 is p-clean, there is now a complete WeakRead() operation r
∗ by process
p that precedes r in Exec(Cinit, α1 ◦λ), and any WeakWrite() operation happens before r
∗. By the
specification of WeakWrite() and WeakRead(), operation r returns False—a contradiction.
B.2. Additional Details on the Proof of Theorem 1
Parts (b) and (c) of Theorem 1 follow almost immediately from Lemma 3, as follows.
By Lemma 3, for P = {1, . . . , n− 1}, there is a reachable configuration C which has a P -
successful schedule, and for every object R, |WCov(C,R) ∩ P | ≤ t and |CCov(C,R) ∩ P | ≤ t.
Hence, if the implementation uses m writable CAS objects, then in C at most 2t process are poised
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to access each CAS object, and thus
2mt ≥ n− 1.
Similarly, if each of the m base objects supports, in addition to Read(), only one of the two
operations, CAS() or Write(), then in C at most t processes are poised to access each object, and
so
mt ≥ n− 1.
The result now follows immediately by solving for m.
B.3. Lower Bounds for Implementations of LL/SC
We can easily modify the lower bounds for implementations of ABA-detecting registers to obtain
the same lower bounds for implementations of LL/SC objects from bounded CAS objects and
registers.
Consider a linearizable implementation of the methods SC() and LL(). Given a process p ∈
P \ {0}, we define p-clean and p-dirty configurations in almost the same way as for WeakRead()
and WeakWrite(): Configuration C is p-clean, if there exists a schedule α, Cinit
α
 C, such that
Exec(Cinit, α) contains a complete LL() operation r
∗ by p, and any (successful or unsuccessful)
SC() happens before r∗. Configuration C is p-dirty, if there exists a schedule α, Cinit
α
 C, such
that Exec(Cinit, α) contains a successful SC() w
∗, and no LL() by p is pending at any point after
w∗ has been invoked.
We observe analogously to Observation 1:
Observation 2. Suppose the LL() and SC() methods satisfy nondeterministic solo-termination.
For any process p ∈ P \ {0} and any two reachable configurations C1, C2, if C1 is p-clean and C2
is p-dirty, then C1 6∼pC2 .
Proof. For the purpose of a contradiction, suppose C1∼p C2. Let αi, i ∈ {1, 2}, be the schedules
such that Cinit
αi
 Ci, and
• in E1 := Exec(Cinit, α1) p executes at least one complete LL(), and the last one, r
∗, happens
after any SC(); and
• in E2 := Exec(Cinit, α2) there is a complete successful SC() w
∗ that overlaps with no LL()
by p, and p invokes no LL() after w∗.
Then process p must be idle in configuration C2, and thus also in configuration C1. The im-
plementation of LL()/SC() must remain correct, if starting in configuration C1 respectively C2
process p executes a SC(y) call, where y is an arbitrary value. In a long enough p-only execution,
that SC(y) call must complete, but since C1 and C2 are indistinguishable, the resulting p-only
executions starting in C1 respectively C2 must be the same. I.e., there is a p-only execution E such
that E1 ◦E and E2 ◦E are also executions, and in E process p completes exactly one SC() method
s∗. In E1 ◦E, all SC() operations except for s
∗ terminate before p’s last LL(), r∗, and that LL() is
followed by p’s SC(), s∗. By the semantics of LL/SC, s∗ succeeds. On the other hand, in E2 ◦E a
successful SC() w∗ happens before p’s SC() s∗ and no LL() by p is pending at any point after the
invocation of w∗. Hence, s∗ fails, which is a contradiction.
Now, in the proofs of Lemmas 1 and 3, we can simply replace every occurrence of WeakRead()
with LL(), and every occurrence of WeakWrite() with a LL() followed by an SC(). With those
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replacements, every step of the proofs of Lemmas 1 and 3 holds vacuously. (Observe, that in the
execution constructed in the original proofs, only process 0 calls WeakWrite(), so if we make the
replacements as described, each SC() must succeeds.) This yields Corollary 1.
C. Proof of Theorem 3
To prove Theorem 3 it is enough to show that the implementation of the ABA-detecting register
in Figure 4 is linearizable.
In every line of the code, at most one shared memory operation is executed. Consider some
history H in which processes execute DRead() and DWrite() operations. For any operation m by
process p and any line number k, we let tmk denote the point in time when p executes its shared
memory operation in line k during m. Further, inv(m) and rsp(m) denote the points in time of
the invocation respectively response of m. We say operation m completes in some interval [t, t′], if
[inv(m), rsp(m)] ⊆ [t, t′].
Consider some history H on the ABA-detecting register. We define the linearization point ℓ(m)
of each operation m as follows. A DWrite() operation dw in H linearizes when the value of X is
updated in line 27 of dw (i.e. ℓ(dw) = tdw27). For a DRead() operation dr by some process q, we
define ℓ(dr) = tdr38 if b = True at rsp(dr), and otherwise ℓ(dr) = t
dr
41. Clearly the linearization point
of each operation is between the invocation and response of the operation. It remains to show that
the history SH obtained by ordering all operations by their linearization points is valid. For that,
we first prove the following auxiliary claims.
Claim 1. For every complete DRead() operation dr in which process q reads (x, p, s) in line 38 and
(x′, p′, s′) in line 41, if b = True at rsp(dr), then some process writes to X during [ℓ(dr), rsp(dr)],
and otherwise at ℓ(dr), we have A[q] = (p, s) = (p′, s′) and (x, p, s) = (x′, p′, s′).
Proof. First suppose b = True at rsp(dr), and thus ℓ(dr) = tdr38. This implies that q executes
line 49 of dr, and so (x, p, s) 6= (x′, p′, s′). I.e., q reads different triples from X in line 38 and in
line 41. Therefore, a process writes to register X during [tdr38, t
dr
41] ⊆ [ℓ(dr), rsp(dr)].
Now suppose b = False at rsp(dr), and thus ℓ(dr) = tdr41. It also implies that q executes line 47
of dr and hence (x, p, s) = (x′, p′, s′). Process q writes the pair (p, s) to A[q] at tdr40 and it does not
change it before tdr41. Thus, A[q] = (p, s) = (p
′, s′) at tdr41 = ℓ(dr).
Claim 2. Consider two GetSeq() operations gs1 and gs2 by the same process p, which both return
the same value s. Then p completes at least n GetSeq() calls between gs1 and gs2.
Proof. This follows from the fact that before a process returns a sequence number s in a GetSeq()
call, it enqueues it in line 35 in the queue usedQ of length n+ 1. After that, according to line 34,
it does not choose s again until s has been removed from the queue, and in every GetSeq() call
only one element gets dequeued (in line 36).
Claim 3. Suppose X = (x, p, s) at some point t for some triple (x, p, s), and A[q] = (p, s) throughout
[t, t′], for some t′ ≥ t. Then, p does not write (x′, p, s) into X during (t, t′], for any value of x′.
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Proof. As X = (x, p, s) at t, p must have written that triple to X before t in a DWrite(x) call.
Let gs be the GetSeq() operation that p executed during that DWrite(x) call. Then gs responds
before t and returns s, and p can complete at most one additional GetSeq() operation after gs
and before t (this may happen during its following DWrite() call, just before it writes to X again).
Note that not more than one GetSeq() operation can be invoked after gs and before t.
Suppose for the sake of contradiction that p writes (x′, p, s) to X during (t, t′] in line 27 of some
DWrite() operation, for some value x′. Thus, p completes a GetSeq() operation (in line 26 of
the same DWrite() operation) during [rsp(gs), t′], such that it returns s. Let gs′ be the first such
GetSeq() operation.
By Claim 2, p completes at least n GetSeq() operations gs1, . . . , gsn, executed in the same order,
during [rsp(gs), inv(gs′)]. As at most one GetSeq() operation can respond after gs and before t,
only gs1 can get invoked and reponsd during [rsp(gs), t]. Thus,
gs2, . . . , gsn, gs
′ all complete, in the same order, during [t, t′]. (13)
As p increments its local variable c by 1 modulo n during each GetSeq() operation, c = q at the
invocation of some GetSeq() operation gs′′ ∈ {gs2, . . . , gsn, gs
′}. By the assumption, A[q] = (p, s)
throughout [t, t′], and therefore, by Eq. (13), A[q] = (p, s) throughout the execution of gs′′. Thus,
p reads (p, s) from A[q] and adds (q, s) to its set na in lines 28-30 of gs′′. Process p only removes
(q, s) from na, when it reads a new pair (p, s′), for s′ 6= s, from A[q] (lines 29-32), hence, (q, s)
remains in p’s set na until some time after the value stored in A[q] changes, which is after t′.
Therefore, no GetSeq() operation by p that executes line 34 during [tgs
′′
30 , t
′] returns s. But by
Eq. (13), tgs
′
34 ∈ [t
gs′′
30 , t
′], because gs′′ ∈ {gs2, . . . , gsn, gs
′} and gs′ is the last operation executed in
this set. Hence, gs′ does not return s, which contradicts the assumption.
Claim 4. Consider two consecutive DRead() operations dr1 and dr2 by the same process q. Suppose
b = False at inv(dr2), and the if-condition in line 42 of dr2 evaluates to True. Then no process
writes to X during [ℓ(dr1), ℓ(dr2)].
Proof. Let (x1, p1, s1) and (x2, p2, s2) be the triples that process q reads from X in line 38 of dr1
respectively dr2. As the value of A[q] is only modified in line 40 of a DRead() operation by q,
A[q] = (p1, s1) throughout (t
dr1
40 , t
dr2
39 ], and so (r, sr) = (p1, s1). Since the if-condition in line 42 of
dr2 evaluates to True, (p1, s1) = (p2, s2). So let p = p1 = p2 and s = s1 = s2.
Then process q writes (p, s) to A[q] at both tdr140 and t
dr2
40 , and since A[q] is not changed elsewhere,
we have
A[q] = (p, s) throughout [tdr140 , rsp(dr2)]. (14)
Suppose for the sake of contradiction that some process writes to X during [ℓ(dr1), ℓ(dr2)]. As
q reads (x2, p, s) from X at t
dr2
38 , the last write to X during interval [ℓ(dr1), t
dr2
38 ] must be by p
and it must write triple (x2, p, s) to X. Process q does not change the value stored in b during
[rsp(dr1), inv(dr2)], and by the assumption b = False at inv(dr2), thus,
b = False at rsp(dr1). (15)
Thus, by the definition of ℓ we have
ℓ(dr1) = t
dr1
41 . (16)
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Eq. (15) also implies that if-condition in line 46 of dr1 evaluates to True. Thus, p reads the
triple (x1, p, s) from X at t
dr1
41 . By (14), we have A[q] = (p, s) throughout [t
dr1
41 , rsp(dr2)], and
so by Claim 3, p does not write (x′, p, s) to X, for any value of x′, during [tdr141 , rsp(dr2)] =
[ℓ(dr1), rsp(dr2)], and so not during interval [ℓ(dr1), t
dr2
38 ] —a contradiction.
Claim 5. Consider two consecutive DRead() operations dr1 and dr2 by some process q. Suppose the
if-condition in line 42 of dr2 evaluates to False. Then a process writes to X during [ℓ(dr1), ℓ(dr2)].
Proof. Suppose process q reads some values (x1, p1, s1) and (x2, p2, s2) from X in line 38 of dr1
respectively dr2. Register A[q] can only be modified by q and only in line 40 of a DRead() operation,
so A[q] = (p1, s1) throughout (t
dr1
40 , t
dr2
39 ], and so (r, sr) = (p1, s1). By the assumption that the if-
condition in line 42 of dr2 evaluates to False, (p1, s1) 6= (p2, s2). Hence, the value (x2, p2, s2) gets
written to X during (tdr138 , t
dr2
38 ). If ℓ(dr1) = t
dr1
38 , then the claim follows, as ℓ(dr2) is either t
dr2
38 or
tdr241 .
Now suppose ℓ(dr1) = t
dr1
41 . By the definition of ℓ, b = False at rsp(dr1). Hence, q executes
line 47, and thus it reads the same triple (x1, p1, s1) from X in line 41, as it did in line 38 of
dr1. Suppose for the sake of contradiction that no process writes to X during [ℓ(dr1), ℓ(dr2)] =
[tdr141 , ℓ(dr2)] ⊇ [t
dr1
41 , t
dr2
38 ]. Then X remains unchanged throughout that interval, and in particular
at tdr238 process q reads (x1, p1, s1) from X, and so (x1, p1, x1) = (x2, p2, s2)—a contradiction.
Now, we prove that sequential history SH is valid. Consider the first DRead() dr by some process
q. If no DWrite() linearizes before tdr41, then X has its initial value, (⊥,⊥,⊥), from the beginning of
the execution until tdr41. Hende, q reads that triple from X in line 38 and also in line 41, and so the
if-condition in line 46 evaluates True, and d returns (⊥, False). Since ℓ(dr) is before tdr41, and thus
before any DWrite() linearizes, this return value is correct. Now suppose some DWrite() operation
linearizes before tdr41, and the last such operation uses parameter x
∗. If that happens before tdr38,
then q reads a triple (x∗, p, s) from X in line 38, where (p, s) 6= (⊥,⊥). But when q executes line 39,
A[q] = (⊥,⊥), so q assigns ret the value (x∗, True) in line 45, and thus dr later correctly returns
that pair. If the first DWrite() operation linearizes in (tdr38, t
dr
41), then q reads (⊥,⊥,⊥) from X in
line 38, and (x∗, p′, s′) in line 41, where (p′, s′) 6= (⊥,⊥). Hence, the if-condition in line 42 evaluates
to False, and dr returns correctly (x∗, True).
Now suppose dr is a DRead() by q, but it is not the first one. For ease of notation, we write dr2
instead of dr, and we let dr1 be the DRead() by q immediately preceding dr2. Let (x
∗, p∗, s∗) be
the triple that q reads from X in line 38 of dr2, and so ret = (x
∗, g) is the return value of dr2, for
some g ∈ {True, False}. To prove that SH is a valid history, we show that
(a) X = (x∗, ·, ·) at ℓ(dr2); and
(b) g = True if and only if a DWrite() linearizes between ℓ(dr1) and ℓ(dr2).
Proof of (a). By definition, either ℓ(dr2) = t
dr2
38 , or ℓ(dr2) = t
dr2
41 . If ℓ(dr2) = t
dr2
38 , then (a) is
immediate, because q reads (x∗, p∗, s∗) from X in that line. If ℓ(dr2) = t
dr2
41 , then according to the
definition of ℓ(), we have b = False at the response of dr2. Hence, q executes line 47 of dr2, and
thus it reads the same triple (x∗, p∗, s∗) from X in line 41. It follows that X = (x∗, ·, ·) when that
happens, i.e., at ℓ(dr2) = t
dr2
41 .
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Proof of (b). First suppose g = False. This implies that line 43 is executed during dr2, and
b = False at the invocation of dr2. Thus, by Claim 4, no process writes to X during [ℓ(dr1), ℓ(dr2)].
Now suppose g = True. Then either line 43 of dr2 is executed and b = True at the invocation of
dr2, or line 45 of dr2 is executed. In the latter case, the if-condition in line 42 evaluates to False,
and so by Claim 5 a process writes to X during [ℓ(dr1), ℓ(dr2)]. Hence, consider the case that
b = True at the invocation of dr2. Since q’s local variable b does not change between consecutive
DRead() method calls by q, we also have b = True at rsp(dr1). Hence, by Claim 1, a process writes
to X during [ℓ(dr1), rsp(dr1)] ⊆ [ℓ(dr1), ℓ(dr2)].
D. Proof of Theorem 2
In this section, we prove Theorem 2 by showing that the implementation of LL/SC/VL object
using CAS given in Figure 3 is linearizable. Let inv(m) and rsp(m) denote the points in time
of the invocation respectively response of some operation m. First we show that if a process p
executes n unsuccessful consecutive CAS() operations during a LL() or a SC() operation, then at
least another process executes a successful CAS() during its SC() operation while the first process’
CAS() operations fail.
Claim 6. Suppose a process p executes n consecutive unsuccessful CAS() operations c1, . . . , cn all
either in line 21 of a LL() or in line 6 of a SC(). Then during the time interval I that starts when
p reads X for the last time before c1 (in line 20, respectively line 3), and ends when p finishes cn,
another process executes a successful CAS() in line 6 of a SC() operation.
Proof. Let ri be the Read() operation p executes just before it executes ci (in line 20, or line 3).
Operation ci fails if only if a process executes a successful CAS() operation between p’s ri and ci.
As all c1, . . . , cn fail, n successful CAS() operations must have happened during interval I.
Now suppose for the sake of contradiction, that none of these n successful CAS() operations
during I was due to a CAS() in line 6. Hence, all n successful CAS() operations during I are due
to a CAS() in line 21. Each successful CAS() operation by some process q in line 21 resets q’s bit
in the second component of X to 0. The second component of X has n bits, and each of these n
bits can change to 0 at most once, as no CAS() in line 6 succeeds to change any of these bits to 1.
Moreover, none of p’s CAS() operations are successful. Hence, at most n − 1 successful CAS() in
line 21 can be executed during I—contradiction.
To prove Theorem 2, it suffices to prove that any history H on the implementation of the
LL/SC/VL object given in Figure 3 is linearizable. For each operation m, we define the lineariza-
tion point of m, ℓ(m), as follows. For an unsuccessful SC() operation sc (i.e. it returns False in
any of lines 1, 5 and 8), we define ℓ(sc) = rsp(sc). A successful SC() operation sc (i.e., it returns
True in line 7) linearizes at the point at which its CAS() in line 6 succeeds. For a VL() operation
vl by some process p, if it returns False (in line 13), then ℓ(vl) = rsp(vl). If vl returns True (in
line 11), then vl linearizes at the point when p reads X in line 9 of vl. For a LL() operation ld by
some process p, we let ℓ(ld) be the point at which p executes line 14 if ld returns in either line 17,
or line 25. If ld returns in line 23, then ℓ(ld) is the point at which its CAS() in line 21 succeeds. It
is not hard to see that the linearization point of each operation is between its invocation and its
response. It only remains to show that the sequential history SH obtained by ordering operations
in H by their linearization points is valid. For that we first prove the following auxiliary claims.
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Claim 7. Consider some LL() operation ld by some process p, such that at rsp(ld), process p’s
bit in X is set or b = True. Then-and-only-then some successful SC() operation linearizes during
(ℓ(ld), rsp(ld)].
Proof. First we prove the if-then statement. The value of the local variable b is updated during
each LL() operation, just before the operation returns (lines 16, 22 and 24). First consider the case
at which b = True at rsp(ld). This case can only happen if ld returns in line 25. In this case all n
CAS() operations in line 21 are unsuccessful. By Claim 6, some process executes a successful CAS()
operation during a SC() operation sc, while p executes its n unsuccessful CAS(). As in this case,
ℓ(ld) is when p executes line 14, operation sc linearizes at its successful CAS() operation during
(ℓ(ld), rsp(ld)].
Now, suppose b = False, but p’s bit in X is set at rsp(ld). If ld returns in line 17, then p’s bit
in X is not set when p reads X in line 14 at ℓ(ld). However, by the assumption, p’s bit in X is set
when ld responds. This bit is only set when a CAS() operation succeeds during a SC() operation.
Hence, a process executes a successful CAS() during a SC() operation (and thus its SC() linearizes)
during (ℓ(ld), rsp(ld)]. If operation ld returns in line 23, p’s last CAS() operation in line 21 of ld
must have been successful, and so p’s bit in X must have changed to 0. But by the assumption,
p’s bit is set at rsp(ld), so some other process must have changed it back to 1 after p’s successful
CAS(). As ℓ(ld) is when p’s CAS() succeeds, the value of p’s bit changes after ℓ(ld) and before
rsp(ld). Recall that p’s bit is only set when a process executes a successful CAS operation during
a SC(). Therefore, some process must have executed a successful CAS() operation during a SC()
and thus its SC() linearized during (ℓ(ld), rsp(ld)].
Now we prove the only-then statement. For that we show if p’s bit in X is not set and b = False
at rsp(ld), then no SC() linearizes during (ℓ(ld), rsp(ld)]. Local variable b = False at rsp(ld),
therefore ld returns either in line 17 or in line 23. In the case that ld returns in line 17, p’s bit is
0 when p reads X in line 14 (at the linearization point of ld). Thus, p’s bit is 0 at both ℓ(ld) and
rsp(ld). This bit can only be changed to 0 by p and only in line 21, which is not executed during
ld in this case. Hence p’s bit has value 0 throughout (ℓ(ld), rsp(ld)]. As all processes’ bits in X
change to 1 when a SC() linearizes at its successful CAS() in line 6, no successful CAS() of a SC()
happens throughout (ℓ(ld), rsp(ld)].
Now suppose ld returns in line 23. In this case ld linearizes when its successful CAS() changes
p’s bit to 0. Process p’s bit is not set at rsp(ld) and as p does not try to change the value of its bit
after its successful CAS(), and thus after ℓ(ld), p’s bit has value 0 throughout (ℓ(ld), rsp(ld)], and
so with the same argument as before, no SC() linearizes at its successful CAS() operation in this
interval.
Claim 8. Consider a successful CAS() operation cas in line 6 of a SC() operation sc and the last
Read() operation r executed before cas in line 3 of sc. Then no successful SC() linearizes between
r and cas.
Proof. Let p be the process which executes sc, and (y∗, a∗) be the value p reads from X when it
executes r. As cas succeeds, the if-condition in line 4 cannot be evaluated to True. Hence, p’s bit
in X must be 0 when p executes r, and so a∗ 6= 2n − 1. Moreover, since cas is successful, the value
of X is (y∗, a∗) just before cas is executed. Suppose for the sake of contradiction that at least one
successful SC() operation linearizes between r and cas. Note that the value of X is updated at the
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linearization point of a successful SC() operation. Thus, the last successful SC() executed between
r and cas must update the value of X to (y∗, a∗). However, a successful SC() operation changes
the second component of X to 2n − 1, and so a∗ = 2n − 1—contradiction.
Claim 9. Consider a SC() operation sc by some process p and let ld be the last LL() operation
by the same process p executed before sc. Then sc is successful if and only if no successful SC()
operation linearizes between ld and sc.
Proof. First we prove the if-then statement. Operation sc is successful, if one of its CAS() operations
c∗ succeeds in line 6 and so sc returns in line 7. Hence, b = False at the inv(sc). As p’s local
variable b is only changed during a LL() operation,
b = False at the rsp(ld). (17)
Moreover, since sc returns in line 7, p reads value 0 from its bit when it reads X in line 3 the last
time before cas at some point t. This bit can only be reset in line 21 of a LL() operation by p,
hence,
p’s bit is 0 throughout [rsp(ld), t]. (18)
Hence by Eq. (17), Eq. (18), and Claim 7, no successful SC() operation linearizes during
(ℓ(ld), rsp(ld)]. Moreover, by Eq. (18), no successful SC() linearizes throughout [rsp(ld), t], as
otherwise the value of p’s bit would change to 1. Moreover, by Claim 8 no successful SC() lin-
earizes during [t, ℓ(sc)], as ℓ(sc) is when cas succeeds. Therefore, no successful SC() linearizes
throughout (ℓ(ld), ℓ(sc)].
Now we show the only-if statement is also true, by showing that if sc is not successful, then at
least one successful SC() operation linearizes between ld and sc. There are three cases where sc
can return. The first case is if sc returns in line 1 and so b = True at inv(sc). Process p’s local
variable b does not change outside a LL() operation, hence, b = True at the rsp(ld). By Claim 7,
a successful SC() operation linearizes during (ℓ(ld), rsp(ld)] ⊆ (ℓ(ld), ℓ(sc)].
The second case happens when sc returns in line 5. In this case, p’s bit is set when p reads X in
line 3 for the last time during sc at some point t. Note that ℓ(sc) = rsp(sc) ≥ t. Now suppose p’s
bit is 0 at rsp(ld). Hence, some process sets this bit with a successful CAS() at the linearization
point of a successful SC() operation during (rsp(ld), t] ⊆ (ℓ(ld), ℓ(sc)]. If p’s bit is 1 at rsp(ld),
then by Claim 7, a successful SC() operation linearizes during (ℓ(ld), rsp(ld)] ⊆ (ℓ(ld), ℓ(sc)].
The last case is when sc returns in line 8. This implies that all n CAS() operations of p during
sc failed. Thus by Claim 6, a successful CAS happens during [inv(sc), rsp(sc)] and so a successful
SC() linearizes during (ℓ(ld), ℓ(sc)].
Claim 10. Consider a VL() operation vl by some process p and let ld be the last LL() operation
by the same process p executed before sc. Then vl returns True if and only if no successful SC()
operation linearizes between ld and sc.
Proof. First we prove the if-then statement. Operation vl returns True, hence, b = False at the
inv(vl). As p’s local variable b is only changed during a LL() operation,
b = False at the rsp(ld). (19)
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Moreover, since vl returns True, p reads value 0 from its bit when it reads X in line 9 of vl at the
linearization point of vl. This bit can only be reset in line 21 of a LL() operation by p, hence,
p’s bit is 0 throughout [rsp(ld), ℓ(vl)]. (20)
Hence by Eq. (19), Eq. (20), and Claim 7, no successful SC() operation linearizes during
(ℓ(ld), rsp(ld)]. Moreover, by Eq. (20), no successful SC() linearizes throughout [rsp(ld), ℓ(vl)], as
otherwise the value of p’s bit would change to 1. Therefore, no successful SC() linearizes throughout
(ℓ(ld), ℓ(vl)].
Now we show the only-if statement is also true, by showing that if vl returns False, then at least
one successful SC() operation linearizes between ld and vl. There are two cases that can cause
vl to return False. The first case is if b = True at inv(sc). Process p’s local variable b does not
change outside a LL() operation, hence, b = True at the rsp(ld). By Claim 7, a successful SC()
operation linearizes during (ℓ(ld), rsp(ld)] ⊆ (ℓ(ld), ℓ(vl)]. The second case is when p’s bit is set
when p reads X in line 9 of vl at some point t. Note that ℓ(vl) = rsp(vl) ≥ t. Now suppose p’s bit
is 0 at rsp(ld). Hence, some process sets this bit with a successful CAS() at the linearization point
of a successful SC() operation during (rsp(ld), t] ⊆ (ℓ(ld), ℓ(vl)]. If p’s bit is 1 at rsp(ld), then by
Claim 7, a successful SC() operation linearizes during (ℓ(ld), rsp(ld)] ⊆ (ℓ(ld), ℓ(vl)].
Now we can quickly argue why SH is valid. Consider some LL() operation ld in SH that returns
some value y. For SH to be valid, register X must contain value y at the linearization point of ld.
Recall that ℓ(ld) is the point at which p executes line 14, if ld returns in either line 17 or line 25.
Moreover, if ld returns in line 23, then ℓ(ld) is the point at which p’s CAS() in line 21 succeeds.
In the former case, y is the value that p reads from X in line 14 at ℓ(ld). In the latter case, y is
the value that p writes into X during its successful CAS() operation in line 21 at ℓ(ld). Hence ld
returns a valid value. This in addition to the results of Claim 9 and Claim 10 complete the proof
that the resulting history SH is valid.
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